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Abstract 
 
ECG acquisition, several leads combined with signals from different body parts (i.e., from the 
right wrist and the left ankle) are utilized to trace the electric activity of the heart. ECG 
acquisition board translates the body signal to six leads and processes the signal using a low-
pass filter (LPF) and SAR ADC. The acquisition board is composed of: an instrumentation 
amplifier, a high-pass filter, a 60-Hz notch filter, and a common-level adjuster. But 
miniaturization or need of portable devices for measuring Bio-Potential parameters has led to 
design of IC’s for biomedical application with ultra-low power Because of miniaturization 
i.e. use of lower technology nodes has led to non-idealities which reduces the attenuation of 
Common Mode to differential component i.e. not CMRR. Because of this demerit the power 
line interference signal can’t be assumed as a common mode signal. Hence we need to design 
a power line interference filter to avoid the contamination of the signal. 
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Chapter 1 
 
INTRODUCTION 
1.1 Motivation 
 
In the last Decade, there has been a growing demand for the design of wireless sensing device for 
biomedical applications. These devices are utilized for monitoring and recording bio-potential signals such 
as electrocardiogram (ECG), electroencephalography (EEG), and electromyography (EMG), to name a few.  
Wearable monitoring systems provide tremendous benefits but they have many design challenges e.g. low 
power consumption, self-sustainability, light weight, affordability. Most crucial among previously 
mentioned issues are low power and self-sustainability. A typical biomedical wearable sensor consists of 
AFE, ADC and power module as shown in fig 1. To make the system self-sustainable an energy harvesting 
module has to be incorporated. For example, fig presents an ECG acquisition and processing system on 
chip (SoC) with energy harvesting module to make it self-sustainable. Although the above system fulfils 
the processing requirement but it suffers from a major drawback of high AFE power consumption (4.8µW) 
which leads to fast drainage of battery. 
 
 
 
 
 
 
 
Figure 1. Bio-medical sensor interface 
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A detailed system level architecture of ECG acquisition unit is shown in fig 1. It consists of AFE which 
includes Instrumentation amplifier followed by two PGA, a mixed signal AGC and a 10-bit SAR ADC. 
The system is powered by RF energy harvesting circuit. The AFE combined with ADC consumes a total 
power of 343nW. 
ECG acquisition, several leads combined with signals from different body parts (i.e., from the right wrist 
and the left ankle) are utilized to trace the electric activity of the heart. ECG acquisition board translates 
the body signal to six leads and processes the signal using a low-pass filter (LPF) and SAR ADC. The 
acquisition board is composed of: an instrumentation amplifier, a high-pass filter, a 60-Hz notch filter, and 
a common-level adjuster. 
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Chapter 2 
 
Characterization  of Notch Filter 
 2.1 Requirement for designing a notch filter 
 ECG acquisition, several leads combined with signals from different body parts (i.e., from the right 
wrist and the left ankle) are utilized to trace the electric activity of the heart. ECG acquisition board 
translates the body signal to six leads and processes the signal using a low-pass filter (LPF) and 
SAR ADC.  
 The acquisition board is composed of: an instrumentation amplifier, a high-pass filter, a 60-Hz 
notch filter, and a common-level adjuster. 
  The main function of the acquisition board is to pre-amplify the weak ECG signal whose amplitude 
is between 100μV and 4 mV. 
 The range of the ECG signal means that this system requires a signal-to-noise and distortion ratio 
(SNDR) of at least 32 dB (that is, 6 bits) to detect heart activities precisely.  
 The frequency range of the ECG signal is between 0.1 Hz to 250 Hz 
 Therefore, an on-chip low-power LPF behind the acquisition board provides a low cut-off 
frequency (250 Hz) to decrease the out-of-band high-frequency noise.  
 On the other hand, the noise under 0.1 Hz will be eliminated by a high-pass filter on the acquisition 
board 
2.2 Design of Passive Notch filter 
  Transfer Function is given as: 
𝑇(𝑠) =
R
R+𝑍𝑒𝑞
, 𝑍𝑒𝑞 = 𝑠𝐿 ‖
1
𝑠𝐶
                                                                                   (2.1) 
 
       𝑇(𝑠) =    
𝑉0
𝑉𝑖
  =  
𝑅
(
𝐿
𝐶
𝑠𝐿+
1
𝑠𝐶
+𝑅)
=
𝑅 (𝑠𝐿+
1
𝑠𝐶
)
(
𝐿
𝐶
+𝑅(𝑠𝐿+
1
𝑠𝐶
))
=
𝑠2+
1
𝐿𝐶
𝑠2+
1
𝑅𝐶
𝑠+
1
𝐿𝐶
 
                                             (2.2) 
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              Fig:2.1 Notch Filter Circuit                          Fig:2.2 Plot Gain Vs frequency 
 
2.3 Why do we need Active Notch filter  
PASSIVE ACTIVE 
 inductors large for lower frequencies 
 some inductors (non-toroidal) may require 
shielding 
 limited standard sizes, often requiring 
variable inductors and therefore tuning 
 low tolerance inductors (1-2%) very 
expensive 
 must be designed with consideration to 
input and output loading 
 Generally not amenable to miniaturization 
 no power gain possible 
 no voltage gain 
 
 no inductors 
 easier to design 
 high Zin, low Zout for minimal loading 
 can produce high gains 
 generally easier to tune 
 small in size and weight 
 
 
2.4 Active Notch filter 
2.4.1 Tow-Thomas Architecture 
2.4.1.1 Notch Frequency:  
  𝜔0 =  
1
2𝑛𝑅√𝐶𝐶3
                                                                                                                          (2.3) 
2.4.1.2 Quality Factor:   
   
𝑄 = √
𝐶
𝐶3
𝑞                                                                                              (2.4) 
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2.4.1.3 Notch Depth (p): 
𝑝 =  
1
|𝑇(𝑛𝑜𝑛−𝑖𝑑𝑒𝑎𝑙)(j𝜔0)|
 
 = 1 +
𝐶3
𝐶
 (
𝐴
2𝑞
+ 1) 
           𝑝 = 1 + √
𝐶3
𝐶
 (
𝐴
2𝑄
+ √
𝐶3
𝐶
)                                                               (2.5) 
 
2.4.2 Modelling of Each block: 
2.4.2.1 Mathematical Modelling of Closed Loop Architecture: 
𝑉𝑜𝑢𝑡 =  
𝑉𝑖𝑛∗𝐴
(1+𝐴β)
                                                                                                          (2.6) 
𝐸𝑟𝑟𝑜𝑟 =  
𝑉𝑖𝑛
(1+𝐴β)
                                                                                                          (2.7) 
𝐹𝑒𝑒𝑑𝑏𝑎𝑐𝑘 𝑃𝑎𝑡ℎ 𝑉𝑜𝑙𝑡𝑎𝑔𝑒 =  
𝑉𝑖𝑛∗𝐴β
(1+𝐴β)
                                                                                                          (2.8) 
 
 
Fig: 2.3 Closed Loop block diagram  
 
2.4.2.2 Mathematical Equivalent of High Pass Filter: 
 
Feedback Path transfer function i.e. β 
 
𝑉𝑜𝑢𝑡 =  
𝑉𝑖𝑛
(
1
𝐺+𝑠𝐶
+
1
𝑠𝐶
)
×
1
𝑠𝐶
                                                                             (2.9) 
=  
𝑉𝑖𝑛
(
𝑠𝐶
𝐺 + 𝑠𝐶 + 1)
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𝑉0
𝑉𝑖
  =  
1
(
𝑠𝐶
𝐺+𝑠𝐶
+1)
=
1
(
𝑠𝑅𝐶
1+𝑠𝑅𝐶
+1)
=
1+𝑠𝑅𝐶
1+𝑠2𝑅𝐶
                                   (2.10)  
 
  
Fig.2.4 High Pass Architecture Fig.2.5 Feedback Architecture 
  
2.4.2.3 Problem in error voltage: 
Thevenin Equivalent impedance of the high pass filter  
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𝐸𝑟𝑟𝑜𝑟 =  
𝑉𝑖𝑛
(1 + 𝐴β)
 
 
𝑉𝑒𝑟𝑟
𝑉𝑖𝑛
=  
1 + 2𝑠𝑅𝐶
1 + 𝑠2𝑅𝐶 + 𝐴 ∗ (1 + 𝑠𝑅𝐶)
 ; 𝑤ℎ𝑖𝑐ℎ 𝑖𝑠 𝑛𝑜𝑡 𝑐𝑜𝑟𝑟𝑒𝑐𝑡 
 
The below expression is real expression according to the circuit 
𝑉𝑒𝑟𝑟
𝑉𝑖𝑛
=  
𝑠𝑅𝐶
1 + 𝑠2𝑅𝐶 + 𝐴 ∗ (1 + 𝑠𝑅𝐶)
 
 
Note:  This Discrepancy is because of input loading which is not taken care. 
 
 
Fig: 2.6 
𝑉𝑒𝑟𝑟 =  
𝑉𝑥
(1 + 𝐴β)
 
𝑉𝑒𝑟𝑟
𝑉𝑥
=  
1 + 2𝑠𝑅𝐶
1 + 𝑠2𝑅𝐶 + 𝐴 ∗ (1 + 𝑠𝑅𝐶)
  
 
𝑉𝑒𝑟𝑟
𝑉𝑖𝑛
=  
𝑠𝑅𝐶
1 + 𝑠2𝑅𝐶 + 𝐴 ∗ (1 + 𝑠𝑅𝐶)
 
 𝑆𝑖𝑛𝑐𝑒,
𝑉𝑒𝑟𝑟
𝑉𝑖𝑛
=  
𝑉𝑒𝑟𝑟
𝑉𝑥
∗
𝑉𝑥
𝑉𝑖𝑛
 
𝑇ℎ𝑒 𝑇𝑟𝑎𝑛𝑠𝑓𝑒𝑟 𝐹𝑢𝑛𝑐𝑡𝑖𝑜𝑛,
𝑉𝑥
𝑉𝑖𝑛
=  
𝑠𝑅𝐶
(1 + 𝑠2𝑅𝐶)
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2.4.2.4 Complete Model of HPF 
 
 
Fig: 2.7 
Conclusion-:  
 The feedback is unity for lower frequencies. 
 Error voltage is zero as the input is blocked by capacitor. 
 Feedback goes to 0.5 for frequencies greater than 1/RC. 
 The input is high passed with a gain of 1 after RC.  
 
2.4.2.5 Mathematical modelling of integrater or LPF 
 
Fig: 2.8
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Fig: 2.9
 
Conclusion 
 Here the error voltage is Vin for frequencies <1/RC(1+A). 
 The feedback factor goes to unity at -1/RC.  
 The gain is <1 after -1/RC. 
2.4.3 Operation of Circuit at Lower frequencies: 
 
Fig:2.10
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 For Lower frequencies, as we saw the input is high pass filtered by1st amplifier. The cutoff frequency 
is 1/R1C. Which is assumed to be lower than 1/R2C3. 
 Hence to have a higher loop gain the R1/R3 ratio has to be improved i.e.>1. As the loop gain increases 
output voltage exactly follows the input voltage. 
 The UGB of the 2nd amplifier i.e. integrator is -1/R2C3 for the input at lower frequencies. 
 The Loop Gain is shown by red loop. Once the loop gain goes to unity it gives -3dB point of the lower 
cutoff frequency. 
 As R1 is increased the cutoff frequency can be moved but it leads to decrease in peaking as the 
attenuation decreases.  
 
2.4.3.1 Loop Gain at Low Frequencies: 
 
 
Fig: 2.11
 
 Here the loop gain is found by applying a Vtest at the input of R4 and finding feedback at Vfeed. 
 For proper negative feedback Vfeed has to be first order. So R1*C2<R4*C3. 
 For more notch depth R1*C2 should be around one third of R4*C3. 
 The frequency where  
𝑉𝑓𝑒𝑒𝑑
𝑉𝑡𝑒𝑠𝑡
= 1. It gives the lower cutoff frequency of the notch. 
R
R
R4
R1 R3
C3
Vfeed
Vtest
R2
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2.4.4 Operation of Circuit at higher frequencies  
 
Fig: 12
 
 At higher frequencies i.e. frequencies greater than -1/R1C2. The part of the active circuit is shown in 
dark. 
 -1/R1C2 provides the -3dB corner frequency in the upper side.  
 The output is given by C1/C2 ratio which is chosen to be 1 as because of filter.  
 The gain continues to be one till the loop gain is greater than one. 
 Hence for a operation frequency of 250Hz the UGB of the amplifier has to be 500Hz as B=0.5. 
 Hence maximum UGB required is 500Hz. 
 As this amplifier should give a gain of 1 for higher frequencies compared to other amplifiers. Hence 
maximum UGB is given by this amplifier.  
 
R
R
R4
R2
R1 
R3
C2
C1
C3
V0
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2.5 Optimizing the R and C values for Higher Notch depth(p) 
  For getting higher notch values the quality factor of zeros has to be increased. 
 The other way of optimizing is to increase C3/C ratio. Increasing C3 leads to a lower 3dB cutoff 
frequency again R4 and R2 has to be optimized. The values of R4 and R2 are kept same. 
 The values of R2, R4 and C3 offers the lower cutoff frequency. The values for lower cutoff frequency 
is chosen to be greater than 10Hz. :       𝑅2
=𝑅4 = 2
𝑛𝑅 
 For having higher peaking q has to be less than or equal to1.  𝑅1 = 𝑞𝑅
 
 For A gain of 1 at higher frequencies   𝐶1 = 𝐶2 = 𝐶
 
 For higher peaking and lower quality factor 𝐶3 > 𝐶
 
 The design starts with fixing 𝜔0 =
 2*𝜋 ∗ 55 𝑟𝑎𝑑 𝑠𝑒𝑐⁄
 
 Where 𝜔0
 is given by:  𝜔0 =
1
√𝐶𝐶322𝑛𝑅2
 
 Here the C is assumed to be 1p, N=15 and C3 is chosen to be 10p. The values are chosen such that it 
can be implemented within a low power and lower device area. Here n represents the number of R-2R 
ladders. 
 
Fig: 13 
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2.5.1 For High Notch Depth 
𝑝 =  
1
|𝑇(𝑛𝑜𝑛−𝑖𝑑𝑒𝑎𝑙)(j𝜔0)|
 
= 1 +
𝐶3
𝐶
 (
𝐴
2𝑞
+ 1) 
           = 1 + √
𝐶3
𝐶
 (
𝐴
2𝑄
+ √
𝐶3
𝐶
) 
2.5.2 Tabulation of R and C Values: 
 Parameters  Values 
C1, C2 1pF 
C3 10pF 
N 15 
q 1 
R 176.5K 
 
 
2.5.3 Implementing higher resistance: 
 For realizing higher value of resistance a R-2R ladder is implemented as shown in figure. 
 
Fig: 14 
 
 The capacitor values are also chosen to be minimum to reduce power consumption. 
 As capacitor will act as load.  
 
V
IR R R 2R
2R 2R 2R 2R
(input) (output)
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Chapter 3 
 
Background of OTAs 
Operational amplifiers are amplifiers (various forms of controlled sources) with a very large 
forward gain (gain>80dB), the closed loop transfer function is independent of the gain of the 
amplifier. For CMOS on chip designs we conventionally design an Operational 
Transconductance Amplifier (OTA) as opposed to the discrete operational amplifier.  
3.1 OTA Terminology 
OPAMP OTA 
High input impedance and low output 
impedance 
High input impedance and output impedance. 
Modelled as a voltage controlled voltage source 
because of the above property. 
Modelled as a voltage controlled current source. 
Used with external feedback for feedback 
circuits. Used as an buffer. Contains 
compensation capacitor in its circuitry between 
the 2 stages (Miller Compensation). 
All nodes are at low impedance except for the 
input and output nodes. 
OpAmp becomes unstable with large load 
capacitance. 
Better Frequency capabilities than Op-Amp. As 
load capacitance increases the phase margin 
increases and the OTA is stable. 
An OTA with output buffer is an OPAMP. Generally a single state design. 
 
Gain: For any CMOS topology the gain of the circuit is given by the product of its transconductance 
and the output resistance of the load structure. The gain is strongly dependent on the frequency of 
23 
 
the input signal. At higher frequencies the inherent parasitic capacitances of the circuit reduce the 
gain. The gain expression can be given as 
𝐴𝑣 =  𝑔𝑚 ∗  𝑅𝑜𝑢𝑡 
 
(3.1) 
Where 𝑔𝑚 represents the transconductance and 𝑅𝑜𝑢𝑡 represents the output resistance of the circuit.  
Unity Gain Bandwidth: This specifies the frequency at which the amplifier gain is unity. The 
maximal capacitance at the output node gives this specification. There is always a trade-off in 
achieving high gain and high bandwidth as the high gain-bandwidth for any amplifier is constant 
for a particular design . 
𝑓𝑢  =  
𝑔𝑚
2𝜋𝐶𝑙
 
 
(3.2) 
Where 𝑓𝑢 represents the unity gain bandwidth and 𝑔𝑚 represents the transconductance of the circuit 
and 𝐶𝑙 represents the load capacitance. 
Phase Margin: The phase margin (PM) will determine the stability of an amplifier. Higher values 
of PM will allow the output signal to achieve steady state without much ringing. Lower values will 
cause ringing at the output. In our design we require PM>600. 
𝑃𝑀 = 180 − arctan (
𝑓𝑢
𝑓𝑑𝑝
) − arctan (
𝑓𝑢
𝑓𝑛𝑑𝑝
) 
 
(3.3) 
Where 𝑓𝑑𝑝 is the dominant pole and  𝑓𝑛𝑑𝑝 are the non-dominant poles in the amplifier transfer 
function. This equation has ignored the zeros in the amplifier transfer function. 
Common Mode Input Range: This is an important parameter at the input of the circuit. The 
saturation voltage of the bias architecture, the saturation voltage, and 𝑉𝐺𝑆 voltage haedroom of the 
transconductance structure define the CMIR. An approximate expression can be given as  
𝐶𝑀𝐼𝑅 =  𝑉𝐷𝐷 − 𝑉𝐺𝑆 − 𝑉𝐷𝑠𝑎𝑡 
 
(3.4) 
Similarly Differential mode input range (DMIR) is the 𝑉𝐺𝑆 in the circuit. The available 
supply voltage 𝑉𝐷𝐷 defines the type of configuration which can be used for obtaining highest 
CMIR. 
24 
 
Output Swing: This specification relates to the output of the amplifier. The saturation voltage of 
the load structure mainly defines the output swing of the amplifier. In general the cascode 
structures results in a low output swing as more number of transistors as stacked under each other 
and the 𝑉𝐷𝑆𝑠𝑎𝑡 subtracted from the 𝑉𝐷𝐷provides the output voltage swing  
𝑂𝐷𝑅 = 𝑉𝐷𝐷 −  ∑ 𝑉𝐷𝑆𝑠𝑎𝑡 𝑉𝑆𝑠𝑎𝑡 
(3.5) 
Static Current Consumption: The product of the current in all the amplifier branches and the supply 
voltage defines this specification. Careful design needs to be done if the power budget allocated is 
very low. For decreasing the power consumption, the OTAs can be operated in different regions 
of operation. 
Slew Rate: The output capacitance and the current flowing in the output branch defines this 
parameter. High Slew rate designs requires high values of current which may affect other 
specifications in the amplifier design. 
 
𝑆𝑅 =  
𝐼𝑜𝑢𝑡
𝐶𝑙𝑜𝑎𝑑
 
(3.6) 
The speed of an amplifier is dependent on the equivalent RC constant at the output node. It also 
depends on the current sourcing/sinking capability at the output. Thus it is a strong function of the 
internal capacitances and currents in the amplifier branches. 
Common Mode Rejection Ratio (CMRR): The common mode gain is given  by the gain of the 
common mode input to the output. The Common mode rejection ratio is the difference of the 
differential gain from the common mode gain. The CMRR should be very high such that the 
cancellation of the signals is proper. The common mode gain is given by 
 
𝐴𝐶𝑀 =  𝑔𝑚 ∗  𝑅𝑜𝑢𝑡 
(3.7) 
CMRR = 𝐴𝐷𝑀 − 𝐴𝐶𝑀 
(3.8) 
The 𝐴𝐶𝑀 represents the common mode gain, 𝑔𝑚 represents the common mode 
transconductance and 𝑅𝑜𝑢𝑡 represents the common mode output resistance. 𝐴𝐷𝑀 represents the 
differential mode gain. CMRR is given by the difference of common mode and differential mode 
gain. 
3.2 Different OTA configuration 
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Cascode circuits are widely used for increasing the gain and output resistance of the OTA. 
Many positive feedback techniques [1], [2] are used for enhancing the gain by increasing the output 
resistance. For high UGB and high gain, many architectures has been reported in the literature 
such as Differential Amplifier, Folded Cascode (FC), Enhanced Fully Differential Folded cascode 
(EFC), Recycling Folded Cascode (RFC) and Improved Recycling Folded Cascode (IRFC).  
3.2.1 Telescopic Differential Amplifier 
 
Fig 3.1 Telescopic Differential Amplifier 
The NMOS type differential equation is shown in the Fig.2.1. M1 and M2 are the input 
transistors. M3 and M4 are the Cascode transistors used to increase the resistance of the current 
source. The half circuit of the differential amplifier is shown in Fig.2.2. 
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Fig 3.2 Small signal equivalent of Telescopic OTA 
 
DC Gain  
The gain is given by  
𝐴𝑣 =  𝐺𝑚 ∗  𝑅𝑜𝑢𝑡 (3.9) 
where 𝐺𝑚 represnts the transconductance and Rout represents the output resistance of the 
differential amplifier.  
The transconductance of the telescopic differential amplifier is given by 
𝐼𝑜𝑢𝑡 =  𝑔𝑚1𝑉𝑖𝑛 (3.10) 
𝐺𝑚 =  𝑔𝑚1 (3.11) 
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Where 𝑔𝑚1 is the transconductance of the input transistor M1 of the differential amplifier. 
The output impedance Rout of the telescopic differential amplifier is given by 
𝑅𝑜𝑢𝑡 = (𝑔𝑚3𝑟𝑜3𝑟𝑜1)|| (𝑔𝑚5𝑟𝑜5𝑟𝑜7) (3.12) 
Frequency Response: There are two poles in the telescopic differential amplifier. One is non 
dominant and other is the dominant pole. 
1. Dominant pole-: The dominant pole exists at the output node as the resistance and the 
capacitance at the output node is very high. The pole frequency is given by 
𝜔𝑝1 =  
1
𝑅𝑜𝑢𝑡 ∗  𝐶𝑙𝑜𝑎𝑑
 (3.13) 
𝐶𝑙𝑜𝑎𝑑 =  𝐶𝑙 + 𝐶𝐷𝑆4 + 𝐶𝐷𝑆6 +  𝐶𝐺𝐷4 +  𝐶𝐺𝐷6 
Rout is the output impedance and Cload is the output capacitance of the telescopic differential 
amplifier. 
2. Non-dominant Pole-: The non dominant pole exists at the cascode node of the differential 
amplifier. The non dominant pole frequency is given by 
𝜔𝑝2 =  
1
𝑅𝐶 ∗  𝐶𝐶
 (3.14) 
𝑅𝑐 =
1
𝑔𝑚3
  
The resistance at the cascode node is given by RC and capacitance is given by Cc . The 𝜔𝑝2 is at a 
very high frequency which leads to a very high phase margin. 
Common Mode Gain-: 
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 The common mode gain is found by sorting the output nodes and input nodes. The half 
circuit for calculating the common mode gain is shown in Fig.2.3 . 
 
Fig: 3.3 Half circuit for calculation of common mode gain of the Telescopic OTA 
 
In case of differential signal the transistor M9 does not comes into effect as its drain node 
acts as an virtual ground. But in case of common mode signal M9 acts as a source degeneration 
transistor for M2. Due to which the input transconductance decreases and the common mode gain 
decreases. 
The common mode gain is given by 
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𝐴𝑐𝑚 =  −
𝑔𝑚2
(1 + 2 ∗ 𝑔𝑚2 ∗ 𝑟09)
∗ (
𝑔𝑚4𝑟04(𝑟02 + 𝑟09)
2
) || (
𝑔𝑚6𝑟𝑜6𝑟08
2
) (3.15) 
Where Acm is the common mode gain of the telescopic differential amplifier. The resistance 
decreases by two because of the two paths are sorted and both are parallel to each other. As the 
common mode gain decreases the CMRR increases which leads to a better performance.  
Limitations of Telescopic Differential Amplifier 
In telescopic differential amplifier the swing at the output node decreases due to a large 
number of transistors are in series which leads to a consumption of large amount of over drive. To 
improve the gain of the differential amplifier the cascoding of transistors is done which further 
leads to decrease in the signal swing at the output. This limitation is solved by using folded cascode 
OTA. 
3.2.2 Folded Cascode OTA 
 
Fig 3.3 Differential ended Folded Cascode OTA 
A PMOS type folded cascode OTA is shown in Fig.2.4. In PMOS type folded cascode the 
input drivers are of P-type M1 and M2. The signal generated by the M1 and M2 are given to the 
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NMOS cascode transistors M5 and M11. M5 and M11 acts as a common gate stage as no 
incremental current flows through M3 and M4 as it acts as a folding node denoted by ‘C’.  
The half circuit of the folded cascode is given in the Fig.2.5 below. 
 
Fig 3.4 Small signal equivalent of Folded cascode OTA 
 
DC GAIN 
The DC gain of the folded cascode is given by 
𝐴𝑣𝑓𝑐 =  𝐺𝑚𝑓𝑐 ∗  𝑅𝑜𝑢𝑡𝑓𝑐 (3.16) 
The Gmfc  represents the transconductance and Routfc represents the output impedance of the folded 
cascode OTA. The transconductance of the folded cascode is given by the input transistor.  
𝐺𝑚𝑓𝑐 =  𝑔𝑚1𝑎 (3.17) 
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The output resistance of the folded cascode OTA is given by  
𝑅𝑜𝑢𝑡𝑓𝑐 =  𝑔𝑚5𝑟𝑜5(𝑟𝑜1𝑎||𝑟𝑜3𝑎)||(𝑔𝑚7𝑟𝑜7𝑟𝑜9) (3.18) 
Frequency Response 
In folded cascode OTA there are two poles. One is dominant pole and other is non dominant pole. 
The dominant pole is at the output node and the non-dominant pole is at the cascode node of the 
folded cascode OTA. 
1. Dominant Pole 
The dominant pole frequency 𝜔𝑝1 at the output node is given by   
𝜔𝑝1 =  
1
𝑅𝑜𝑢𝑡𝑓𝑐𝐶𝑜𝑢𝑡𝑓𝑐
 (3.19) 
𝐶𝑜𝑢𝑡𝑓𝑐 =  𝐶𝑙 + 𝐶𝐷𝑆5 +  𝐶𝐷𝑆7 +  𝐶𝐺𝐷5 +  𝐶𝐺𝐷7  (3.20) 
The capacitance at the output node is given by Coutfc. Cl represents the load capacitance of 
the OTA for which it is designed. The dominant pole frequency is also known as the 3-dB 
bandwidth of the OTA. 
2. Non Dominant Pole 
The non dominant pole frequency is given by 𝜔𝑝2 
𝜔𝑝2 =  
1
𝑅𝑐𝐶𝑐
 (3.21) 
Where Rc represents the cascode resistance and Cc represents the cascode node capacitance at the 
folding node. The resistance at the cascode node is given by  
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𝑅𝑐𝑓𝑐 =  
1
𝑔𝑚5
 
   (3.22) 
The capacitance at the cascode node is given by 
𝐶𝑐𝑓𝑐 =  𝐶𝐺𝑆5 +  𝐶𝐷𝑆3 +  𝐶𝐷𝑆1 +  𝐶𝐺𝐷1 +  𝐶𝐺𝐷3  
As the resistance is very low at the cascode node the non dominant pole is at a very high  frequency 
which leads to a higher phase margin. As the phase margin is very high the stability of the system 
is maintained. 
Unity Gain Band Width (UGB) 
 The UGB is defined as the frequency at which the voltage gain is unity or 0dB. The UGB 
of the OTA is given by 
𝑈𝐺𝐵 =  
𝑔𝑚1
𝑐𝑙𝑜𝑎𝑑
 
   (3.23) 
The UGB of the OTA depends upon the input transconductance and the load capacitance. As the 
load capacitance increases the UGB decreases and the phase margin increases. The UGB increases 
with the increase in the DC current through the input transistor as the input transconductance 
increases. 
Common Mode Gain of Folded cascode OTA 
The common mode gain of the folded cascode OTA is discussed in this section. The 
transistor M0 for a common mode signal behaves as a resistance r0. The output resistance is half 
for common mode signal compared to the differential signal. The common mode gain equation is 
given by  
𝐴𝑐𝑚 =  𝐺𝑚𝑐𝑚𝑓𝑐 ∗  𝑅𝑜𝑢𝑡𝑐𝑚𝑓𝑐 (3.24) 
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𝐺𝑚𝑐𝑚𝑓𝑐 =  −
𝑔𝑚1
(1 +  2 ∗ 𝑔𝑚1 ∗ 𝑟0)
  
𝑅𝑜𝑢𝑡 = (𝑔𝑚5𝑟05 ( 
𝑟03
2 ||(
𝑔𝑚1𝑟01𝑟00
2 )) | | (
𝑔𝑚7𝑟07𝑟09
2 ))  
 
Fig 3.5 Half circuit of Folded Cascode OTA for finding Common Mode gain 
 
3.3 RECYCLIC FOLDED CASCODE OTA 
The bias current sources in the conventional FC [3] consume high current, and have large 
transconductance. However, these current sources don’t contribute to the DC gain. In [4], the input 
transistors of FC are split into two parts (M1a, M1b, M2a, M2b) which conduct fixed and equal 
currents of  Ib/2. Next the current source transistor in the FC is replaced by current mirrors 
M3a:M3b and M4a:M4b at a ratio of K: 1. This architecture is called as the RFC OTA and is 
shown in Fig.2.7.  
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Fig 3.6 Recycling Folded Cascode OTA 
 
 
 
Fig 3.7 Small signal equivalent of Recycling Folded Cascode OTA 
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DC Gain  
The DC gain Av of the RFC [4] is given by  
𝐴𝑣 = 𝐺𝑚 ∗ 𝑅𝑜𝑢𝑡 (3.25) 
where Gm is the transconductance and Rout is the output impedance. The transconductance Gm is 
given by  
𝐺𝑚 = 𝐼𝑜𝑢𝑡/𝑉𝑖+ (3.26) 
where the output current Iout is given by  
𝐼𝑜𝑢𝑡 ≈ 𝑔𝑚1𝑎𝑉𝑖+ + 𝑔𝑚3𝑎𝑉𝑥+ (3.27) 
From Fig.2.7, it can be seen that transistors M2b and the diode connected transistors M11 and M3b 
act as a common source amplifier with a voltage gain of approximately -1. Since, the input applied 
to M2b is in opposite direction, the node X+ (or X-) is in the same phase of Vi+ (or Vi-)  
where  
𝑉𝑥+ ≈ −𝑔𝑚2𝑏𝑅𝑥𝑉𝑖− 
and    
𝑅𝑥 =
1
𝑔𝑚3𝑏⁄  
Hence  
𝑉𝑥+ ≈ 𝑉𝑖+ 
Substituting 𝑉𝑥+  in (2.27) 
𝐼𝑜𝑢𝑡 = 𝑔𝑚1𝑎𝑉𝑖+ + 𝑔𝑚3𝑎𝑉𝑖+ (3.28) 
Substituting (2.28) in (2.26) gives the small signal transconductance Gm. 
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𝐺𝑚 = 𝑔𝑚1𝑎 + 𝑔𝑚3𝑎 (3.29) 
where  
𝑔𝑚3𝑎 ≈ 𝐾. 𝑔𝑚1𝑎 (3.30) 
The output impedance Rout of the RFC OTA is given by  
𝑅𝑜𝑢𝑡 = 𝑔𝑚5𝑟05(𝑟01𝑎||𝑟03𝑎)||𝑔𝑚7𝑟07𝑟09 (3.31) 
Using (2.30) and (2.31) in (2.25),  Av is given by  
Av ≈ gm1a(K + 1). gm5r05(r01a||r03a)||gm7r07r09 (3.32) 
Frequency Response Analysis: 
From Fig.2.8, it is observed that there are three poles and one zero. For practical purposes, 
we need to consider only the poles occurring at the output node and cascode node as the other pole 
and zero lie far away from origin. 
1.Dominant Pole: 
Because of high impedance (Rout) and large capacitance (Cout) at the output node, the dominant 
pole occurs in this node. 
The dominant pole frequency ωp1 (f-3db) is given by 
ωp1 = 1/RoutCout (3.33) 
Where  
𝑅𝑜𝑢𝑡 ≈ 𝑔𝑚5𝑟𝑜5(𝑟01𝑎||𝑟03𝑎)||𝑔𝑚7𝑟07𝑟09  
and  
𝐶𝑜𝑢𝑡 = 𝐶𝑙 + 𝐶𝐷𝐵8 + 𝐶𝐺𝐷8 + 𝐶𝐺𝐷6 + 𝐶𝐷𝐵6 
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2. Non-Dominant Pole: 
 It occurs in the cascode node C at a very high frequency compared to the dominant pole. 
Since the output capacitance bypasses the effect of output impedance, an equivalent impedance 
RC at the cascode node is approximately 1/gm5. Hence, the non-dominant pole frequency ωp2 is 
given by 
𝜔𝑝2 ≈ 1/𝑅𝑐𝐶𝑐 (3.34) 
Where 
 𝐶𝐶 ≈ 𝐶𝐺𝐷3𝑎 + 𝐶𝐺𝑆5 + 𝐶𝐺𝐷1𝑎 + 𝐶𝐷𝐵3𝑎 + 𝐶𝐷𝐵1𝑎 + 𝐶𝑆𝐵5 
The UGB of the OTA is given by  
UGB = Av *f-3db (3.35) 
Using (3.30) & (3.35) 
𝑈𝐺𝐵 ≈ 𝑔𝑚1𝑎(𝐾 + 1)/𝐶𝑜𝑢𝑡 (3.36) 
From (3.30) & (3.35), it is observed that the AV and UGB are enhanced by a factor of 2 (for K = 3 
and gm1 of FC = 2gm1a), compared to the FC for the same power and area. 
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Common Mode Gain 
 
Fig 3.8 Half Circuit equivalent for finding Common Mode Gain 
 
The common mode operation of RFC is described next. For common mode input,  the signal at the 
gate of M1a and M3a are out of phase. So as the common mode input decreases the current in M1a 
increases and the current in M3a also increases because of out of phase. So, if the small signal 
current coming from the M1a is ∆𝐼𝑑 then current going through M3a is K∆𝐼𝑑 . Hence (K-1)∆𝐼𝑑 is 
now coming from the output node to the cascode node. Hence, the transconductance and output 
resistance may be shown to be  given by (3.37)  and  (3.38). 
𝐺𝑚 =
𝐼𝑜𝑢𝑡
𝑉𝑖𝑛
≈ 2𝑔𝑚1𝑎(𝐾 − 1) (3.37) 
𝑅𝑜𝑢𝑡 = (
𝑔𝑚9𝑟09𝑟013
2
) ||𝑔𝑚5𝑟𝑜5(𝑟01𝑎||𝑟03𝑎) 
(3.38) 
Hence, the common mode gain is given by (21) 
𝐴𝑐𝑚 = 𝐺𝑚 ∗ 𝑅𝑜𝑢𝑡 
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𝐴𝑐𝑚 = 2𝑔𝑚1𝑎(𝐾 − 1)((
𝑔𝑚9𝑟09𝑟013
2
) ||𝑔𝑚5𝑟𝑜5(𝑟01𝑎||𝑟03𝑎)) 
 
3.4 Improved Recycling Folded Cascode Amplifier 
To improve the signal swing at the current mirror node X+ (or X-), the DC and AC path 
are separated in IRFC proposed in [5] and is shown in Fig.2.10. To achieve this, the transistors 
M11, M3b and M12, M4b are divided into two parts M11a, M11b, M3b1, M3b2 and M12a, M12b, 
M4b1, M4b2 respectively. The paths M11b, M3b2 and M12b, M4b2 have high impedance ( 
𝑔𝑚11𝑏𝑟011𝑏𝑟03𝑏2 ). The paths M11a, M3b1 and M12a, M4b1 and have low impedance (  
1
𝑔𝑚3𝑏1⁄ ). 
The small signal current flows through the low impedance path. The ratio of DC currents flowing 
through the high impedance and low impedance paths is a : b and the transconductance of M11a, 
M3b1 is scaled by  ‘a’ where a < 1. The signal flowing through the current mirror node becomes 
larger compared to that of the RFC due to the increase in the resistance of the small signal path.  
 
Fig 3.9 Improved Recycling Folded Cascode OTA 
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DC Gain  
Generally the DC gain Av of the OTA is given by (2.39) 
𝐴𝑣 = 𝐺𝑚 ∗ 𝑅𝑜𝑢𝑡 (3.39) 
where Gm is the transconductance and Rout is the output impedance. 
The transconductance of GmIRFC   is given by 
𝐺𝑚𝐼𝑅𝐹𝐶 = 𝐼𝑜𝑢𝑡/𝑉𝑖𝑛+ (3.40) 
where the output current Iout is given by  
𝐼𝑜𝑢𝑡 ≈ 𝑔𝑚1𝑎𝑉𝑖𝑛+ + 𝑔𝑚3𝑎𝑉𝑥+ (3.41) 
From Fig.3.10, it can be seen that transistors M2b and the diode connected transistors M11a and 
M3b1 act as a common source amplifier with a voltage gain of approximately   −1 𝑎⁄ .  Since, the 
input applied to M2b is in opposite direction, the voltage at node X+ (or X-) has the same phase as 
that of Vin+ (or Vin-) 
where 
𝑉𝑥+ ≈ −𝑔𝑚2𝑏𝑅𝑥𝑉𝑖𝑛− 
𝑅𝑥 =
1
𝑎. 𝑔𝑚3𝑏1⁄  
Hence 
𝑉𝑥+ ≈
−Vin−
a
 
 
 
 
Substituting 𝑉𝑥+ in (3.41) 
 
 
41 
 
𝐼𝑜𝑢𝑡 = 𝑔𝑚1𝑎𝑉𝑖𝑛+ +
1
𝑎
𝑔𝑚3𝑎𝑉𝑖𝑛+ 
(3.42) 
Substituting (2.42) in (2.40) gives the small signal transconductance Gm. 
𝐺𝑚𝐼𝑅𝐹𝐶 = 𝑔𝑚1𝑎 +
1
𝑎
. 𝑔𝑚3𝑎 
(3.43) 
Where 
𝑔𝑚3𝑎 ≈ K. 𝑔𝑚1𝑎 
The output impedance Rout of the IRFC OTA is given by 
𝑅𝑜𝑢𝑡𝐼𝑅𝐹𝐶 = 𝑔𝑚5𝑟05(𝑟01𝑎||𝑟03𝑎)||𝑔𝑚7𝑟07𝑟09 (3.44) 
Substituting (2.43) and (2.44) in (2.39) the voltage gain of IRFC OTA is given by (2.45) 
𝐴𝑣 = 𝑔𝑚1𝑎(
K
𝑎
+ 1) ∗ 𝑔𝑚5𝑟05(𝑟01𝑎||𝑟03𝑎)||𝑔𝑚7𝑟07𝑟09 
(3.45) 
Frequency Response Analysis 
From Fig.3.11, it is observed that there are three poles and one zero. For practical purposes, we 
need to consider only the poles occurring at the output node and cascode node as the other pole 
and zero lie far away from origin. 
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Fig 3.10 Small Signal equivalent of IRFC 
 
1 Dominant Pole: 
 Because of high impedance (RoutIRFC) and large capacitance (CL) at the output node, the dominant 
pole occurs in this node. 
The dominant pole frequency ωp1 (f-3db) is given by 
𝜔𝑝1 = 1/𝑅𝑜𝑢𝑡𝐼𝑅𝐹𝐶𝐶𝐿 (3.46) 
where 
𝑅𝑜𝑢𝑡𝐼𝑅𝐹𝐶 ≈ 𝑔𝑚5𝑟𝑜5(𝑟01𝑎||𝑟03𝑎)||𝑔𝑚7𝑟07𝑟09 
 
and 
𝐶𝑜𝑢𝑡 = 𝐶𝑙 + 𝐶𝐷𝐵8 + 𝐶𝐺𝐷8 + 𝐶𝐺𝐷6 + 𝐶𝐷𝐵6 
 
2. Non-Dominant Pole:  
It occurs in the cascode node C at a high frequency compared to the dominant pole. Since 
the output capacitance bypasses the effect of output impedance, an equivalent impedance RC at the 
cascode node is approximately 1/gm5. Hence, the non-dominant pole frequency ωp2 is given by 
43 
 
𝜔𝑝2 = 1/𝑅𝐶. 𝐶𝐶 (3.47) 
where 
𝐶𝐶 ≈ 𝐶𝐺𝐷3𝑎 + 𝐶𝐺𝑆5 + 𝐶𝐺𝐷1𝑎 + 𝐶𝐷𝐵3𝑎 + 𝐶𝐷𝐵1𝑎 + 𝐶𝑆𝐵5 
 
The UGB of the OTA is given by  
𝑈𝐺𝐵 =  𝐴𝑣 ∗ 𝑓3𝑑𝑏 (3.48) 
Substituting  
𝑈𝐺𝐵 ≈ 𝑔𝑚1𝑎(
K
𝑎
+ 1)/𝐶𝐿 
(3.49) 
From (3.45) & (3.49), it is observed that the AV and UGB are enhanced by a factor of  1 𝑎⁄ , 
compared to the RFC [4] for the same power and area. 
Common mode gain of IRFC 
In the  IRFC OTA,  for common mode input, the signal at the gate of M1a and M3a are out of 
phase. So, as the common mode input decreases, the current in M1a increases and the current in 
M3a also increases because of out of phase. So, if the small signal current through the M1a is ∆𝐼𝑑 
, then current through M3a is 𝐾 𝑎⁄ ∆𝐼𝑑. Hence, a current of {
𝐾
𝑎
− 1} ∆𝐼𝑑 flows from the output node 
to the cascode node. Hence, the transconductance and output impedance  may be shown to be 
given by (3.50) and (3.51). 
44 
 
 
Fig 3.11 Half circuit of IRFC for finding common mode gain 
 
𝐺𝑚 =
𝐼𝑜𝑢𝑡
𝑉𝑖𝑛
≈ 𝑔𝑚1𝑎.. (𝐾/𝑎 − 1) 
(3.50) 
𝑅𝑜𝑢𝑡 = (
𝑔𝑚7𝑟07𝑟09
2
) ||
𝑔𝑚5𝑟𝑜5(𝑟01𝑎||𝑟03𝑎)
2
 
(3.51) 
Hence, the CM gain of IRFC  is given by (3.52) 
𝐴𝑐𝑚𝐼𝑅𝐹𝐶 = 𝑔𝑚1𝑎 . (
𝐾
𝑎
− 1) ∗ {(
𝑔𝑚7𝑟07𝑟09
2
) || (
𝑔𝑚5𝑟𝑜5(𝑟01𝑎||𝑟03𝑎)
2
)} 
(3.52) 
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3.5 Comparison of All the OTAs 
Performance 
Parameters 
Telescopic 
Differential 
Folded Cascode OTA 
Recycling Folded 
Cascode OTA 
Improved 
Recycling 
Folded Cascode 
OTA 
Transconductance High 
Low compared to 
telescopic differential 
OTA 
High compared to 
Folded Cascode OTA. 
Similar to Telescopic 
OTA for K=3.  
High compared 
to all the OTAs. 
Output resistance High 
Same as that of the 
Telescopic OTA  
Same as that of the 
Telescopic OTA 
Same as that of 
the Telescopic 
OTA 
Phase Margin High High 
Low compared to 
folded cascode OTA 
due to current mirror 
node in the signal path. 
Low compared 
to RFC due to a 
high resistance 
Path formed by 
M11,M3b and 
M12,M4b. 
UGB High 
Low compared to 
Telescopic OTA 
High compared to 
folded cascode OTA. 
Similar to telescopic for 
K=3. 
High compared 
to all the OTAs 
CMRR High High 
Low compared to 
Folded cascode due to 
transconductance of 
M3a. 
Same as that of 
the RFC. 
Signal Swing Medium 
High compared to 
telescopic OTA. 
High compared to 
telescopic OTA. 
High compared 
to telescopic 
OTA. 
Slew Rate High 
Same as that of the 
telescopic OTA. 
High compared to 
Folded cascode OTA. 
High compared 
to RFC OTA. 
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3.6 Application of the OTAs 
 The OTA is the main block of any system design. The power consumption of the system 
depends on the power consumed by the OTA. So for low power application the OTA power 
should be reduced. 
The different applications Of the OTA are 
1. Buffer, Integrator, etc. 
2. Comparators 
3. High Performance Analog to Digital Converters 
4. OTA-C Filters  
5. Switched Capacitor Filters 
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Chapter 4 
4.1 Gm/ID methodology 
4.1.1 Introduction 
With the advent of advanced fabrication process the transistor dimensions have reduced 
drastically. Although the trend towards miniaturization has helped digital circuitry with densely 
packed transistors, the analog counterpart had to pay the price with decreasing supply voltage 
headroom, reduced dynamic range, lower gain and similar other attributes. 
As a consequence the conventional long-channel equations employed in the analog design 
were no longer producing desired results. The short channel-noise combined with the need for 
precise and intuitive design procedure called for a complete characterization of the process 
technology. A methodology is devised where currents are fixed to arrive at the transistor 
dimensions to satisfy specifications like gain-bandwidth, low power, area,  etc. The gm/ID is a ratio 
obtained by complete characterization of the process for the NMOS and PMOS transistors.  
 
For a given set of design specifications, we may start our design by using MOSFET square 
law equation. However the modern device models given by BSIM model, or any other models are 
too complicated for hand analysis. There is a huge discrepancy between modern CMOS models 
and traditional equations. All these pose a challenge for a modern circuit designer, as shown in 
Fig.4.1. 
 
 
 
Fig. 4.1 The Problem while designing  
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The lack of good hand analysis models to design circuits forcing many designers to give 
up hand calculation /analysis, and iterate the design problem in simulators to meet the 
specifications. So design should be based on systematic design analysis and reasonable 
considerations, the simulator is just a calculator to check the design meet the specifications or not. 
From a designers point of view we should understand the optimizations to be done for proper 
operation of the circuit and not a pile of equations which does not give any design intuition. 
 
4.2.2 Different regions of Operation 
The long-channel design has different set of equations which govern each region of 
operation. The overdrive voltage 𝑉𝑜𝑣 is a key parameter which defines the region the device is 
operating in. The gm/ID characterizes the performance of a transistor in all regions of operation. 
The following section develops the long-channel equations of the transistor. From these equations 
we derive the figures of merits for the gm/ID method.  
Triode region 
𝐼𝐷 =  𝜇𝑛𝐶𝑜𝑥
𝑤
𝑙
[(𝑉𝑔𝑠  −  𝑉𝑇) −
𝑉𝐷𝑆
2
] . 𝑉𝐷𝑆 
(4.1) 
Saturation region 
𝐼𝐷 =  
1
2
𝜇𝑛𝐶𝑜𝑥
𝑤
𝑙
[(𝑉𝑔𝑠  −  𝑉𝑇)
2
] 
(4.2) 
 
Transconductance 
𝑔𝑚 =  
𝜕𝐼𝐷
𝜕𝑉𝐺𝑆
=  𝜇𝐶𝑜𝑥
𝑊
𝐿
(𝑉𝐺𝑆 −  𝑉𝑇) =  𝜇𝐶𝑜𝑥
𝑊
𝐿
𝑉𝑂𝑉 
(4.3) 
𝑔𝑚 = √2𝐼𝐷𝜇𝑛𝐶𝑜𝑥
𝑊
𝐿
=  
2𝐼𝐷
𝑉𝑜𝑣
 
(4.4) 
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           Output conductance with channel length modulation   
𝑔𝑑𝑠 =  
𝜕𝐼𝐷
𝜕𝑉𝐷𝑆
=  
𝜕
𝜕𝑉𝐷𝑆
[
1
2
𝜇𝑛𝐶𝑜𝑥
𝑊
𝐿
(𝑉𝐺𝑆 − 𝑉𝑇)
2 (1 + 𝜆𝑉𝐷𝑆)] 
(4.5) 
𝑔𝐷𝑆 =  
1
2
𝜇𝑛𝐶𝑜𝑥
𝑊
𝐿
(𝑉𝐺𝑆 − 𝑉𝑇)
2𝜆 =  
𝜆𝐼𝐷
1 +  𝜆𝑉𝐷𝑆
=  𝜆𝐼𝐷  
(4.6) 
The performance of any analog circuit can be broadly divided into its large signal and small signal 
characteristics. The current ID determines the power dissipation; voltage VDS and available swing 
(both the ICMR and ODR); the transconductance gm signifies speed and voltage gain; the intrinsic 
impedances CGS, CGD, CDB determine the speed and the output impedance; r0 the voltage gain of 
the circuit. Summarizing above we have 
D.C. Voltage Gain 
𝐴𝐷𝐶 =  𝑔𝑚 ∗  𝑟0 (4.7) 
Bandwidth 
𝑓𝑡𝑟𝑎𝑛𝑠𝑖𝑡 =  
1
2𝜋𝑅𝑖𝑛𝐶𝐺𝐺
 
(4.8) 
Power Dissipation 
𝑃 = 𝑉𝐷𝐷 ∗  𝐼𝐷 (4.9) 
Figure of Merits  
Some figure of merits can be defined for the technology characterization in the 𝑔𝑚 𝐼𝐷⁄  - based 
method. 
Transconductance Efficiency 
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𝑔𝑚
𝐼𝐷
=  
2
𝑉𝑜𝑣
 
(4.10) 
Transit Frequency 
𝑔𝑚
𝐶𝐺𝐺
=  
3𝜇𝑉𝑜𝑣
2𝐿2
 
(4.11) 
Intrinsic Gain 
𝑔𝑚
𝑔𝑑𝑠
=  
2
𝜆𝑉𝑜𝑣
  
(4.12) 
The equations in the right hand side are derived from the square law equations. In saturation there 
are three regions of operation depending upon the effective voltages applied across the gate of the 
transistor. 
Weak Inversion 
𝑣𝑔𝑠 − 𝑣𝑡 < −0.72 (4.13) 
Moderate Inversion 
−0.72 < 𝑣𝑔𝑠 − 𝑣𝑡 < 0.25 (4.14) 
Strong Inversion 
𝑣𝑔𝑠 − 𝑣𝑡 > 0.25 (4.15) 
The 𝑔𝑚 𝐼𝐷⁄  Vs Vgs curve for NMOS in different regions of operation using 90nm CMOS 
technology is shown below. 
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Fig. 4.2 Gm/ID vs Vgs plot 
4.2.3 Weak Inversion 
 Weak inversion occurs for MOSFETs operating at sufficiently low effective gate-source 
voltages (Veff = VGS-VT < -72mV) where the gate-source voltage, VGS, is below the threshold 
voltage VT, by at least 72mV for a typical bulk CMOS at room temperature. In this region, the 
channel is weakly inverted and drain diffusion current dominates. MOS drain current in weak 
inversion is proportional to the exponential of the effective gate-source voltage. Weak inversion 
drain current is approximated from the EKV MOS model. 
𝐼𝐷(𝑊𝐼) =  2𝑛𝜇𝐶𝑜𝑥𝑈𝑇
2 (
𝑊
𝐿
) (𝑒
𝑉𝐺𝑆−𝑉𝑇
𝑛𝑈𝑇 ) 
(4.16) 
W and L are the effective channel width and length, 𝜇 is the channel carrier mobility, and 
𝐶′𝑜𝑥 is the gate oxide capacitance per unit area. In weak inversion n is related to the capacitive 
voltage division between the gate voltage and silicon surface potential resulting from the gate 
oxide, depletion, and interface state capacitances. In weak inversion, n is expressed by [6] 
𝑛(𝑊𝐼) =  
𝐶′𝑜𝑥 + 𝐶′𝐷𝐸𝑃 + 𝐶′𝐼𝑁𝑇
𝐶′𝑜𝑥
 
(4.17) 
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In weak inversion, n is approximately 1.4-1.5 for typical bulk CMOS process, but can be as low 
as 1.1 for fully depleted Silicon-on-insulator (SOI) CMOS process where there is little substrate 
effect.  
The transconductance efficiency in weak inversion is found to be 
𝑔𝑚
𝐼𝐷
=  
1
𝑛 𝑈𝑇
 
(4.18) 
The gm and gm/ID in weak inversion are independent of MOS sizing and process parameters, 
except for dependence on n. gm only depends on the DC biasing current ID. The exponential current 
voltage relationship in weak inversion results in optimally high transconductance efficiency. 
Unfortunately, weak inversion operation requires a large MOS shape factor. This results in large 
gate area, high gate capacitance and relatively poor circuit bandwidth [6]. 
4.2.4 Strong Inversion 
 Strong inversion occurs for MOSFETs operating at sufficiently high effective gate-source 
voltages where the gate source voltage is above the threshold voltage by at least 225mv for a 
typical bulk CMOS process at room temperature. Here the channel is strongly inverted and drain 
drift current dominates. Strong inversion drain current, excluding the small geometry effects like 
velocity saturation and VFMR effects is proportional to the effective gate source voltage [6].  
 The transconductance gm in the strong inversion is independent of MOS sizing and process 
parameters, depending only on the DC bias conditions, ID and Veff. Transconductance efficiency 
decreases by around 35% at the onset of strong inversion compared to weak inversion. 
Transconductance efficiency continues to drop further as the MOS inversion increases. Decreasing 
transconductance efficiency and increasing drain source saturation voltage are disadvantages of 
the MOS compared to weak inversion. This results in smaller gate area, lower gate capacitances, 
and relatively good circuit bandwidth since the decrease in capacitance exceeds the decrease in 
transconductance. The assumption of MOS strong inversion operation, however should always be 
carefully stated and verified by ensuring sufficient gate source voltage.  
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 MOS drain current and transconductance can drop significantly from the ideal square law 
relationships in strong inversion due to high field, small geometry effects. The velocity saturation 
associated with loss of effective carrier mobility caused by high tangential or horizontal electric 
field between the pinched off drain and source divided by the channel length. As the effective gate-
source voltage increases for small channel length devices, the horizontal electric field becomes so 
high that the average channel carrier velocity begins to drop from its normal value that linearly 
tracks the electric field. This causes the drain current to drop from its expected strong inversion, 
square law value [6].  
Another effect lowering drain current and transconductance is referred to here as vertical 
field mobility reduction (VFMR). This describes the loss of effective carrier mobility due to a high 
normal or vertical electric field, Ey, between the gate and the inverted MOS channel. As the 
effective gate–source voltage increases, mobile carriers are increasingly attracted closer to the Si–
SiO2 interface where their mobility reduces due to interface states and other imperfections at this 
interface. The loss of drain current due to VFMR is dominant for devices operating as resistors in 
the deep linear or deep ohmic region where the effective gate–source voltage is high and the drain–
source voltage is low, well below the drain–source saturation voltage. Here, the average carrier 
velocity is low, resulting in small velocity saturation effects, but the carrier mobility can be 
significantly reduced due to VFMR associated with the high vertical field. 
 
4.2.5 Moderate Inversion 
 Between weak and strong inversion, there is a transition region known as moderate 
inversion where both diffusion and drift current are significant. As anticipated over 25 years ago 
moderate inversion is an increasingly important region for modern analog MOS design. Moderate 
inversion offers higher transconductance efficiency and lower drain–source saturation voltage 
compared to strong inversion, combined with smaller gate area and capacitances and higher 
bandwidth compared to weak inversion. 
 The moderate inversion current equation is given as the interpolation equation between 
weak inversion and strong inversion. The moderate inversion region is free from all velocity 
saturation and VFMR effects which reduces the transconductance efficiency. It requires a smaller 
width compared to weak inversion for a constant current, therefore it has a higher bandwidth 
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compared to weak inversion. The power consumption and signal swing is higher compared to the 
strong inversion. So this region is more useful as the technology scales down.  
4.3 Performance Comparison among different regions of operation 
 
Performance 
Parameters 
Weak 
Inversion 
Moderate Inversion Strong Inversion 
Transconductance High 
Low compared to Weak inversion. 
High compared to Strong inversion. 
Low compared to weak and 
moderate inversion.  
Transconductance 
Efficiency 
High 
Low compared to Weak inversion. 
High compared to Strong inversion. 
Low compared to all regions of 
inversion. 
Gain High 
Low compared to Weak inversion. 
High compared to Strong inversion. 
Low compared to all regions of 
operation. 
Capacitance High 
Low compared to Weak inversion. 
High compared to Strong inversion. 
Low compared to all regions of 
operation. 
UGB Low 
High compared to Weak inversion. 
Low compared to Strong inversion. 
High compared to all regions 
of operation. 
Signal Swing High 
Low compared to Weak inversion. 
High compared to Strong inversion. 
Very Low 
 
 
 
 
 
4.4 Different Types of Models 
 Spice models 
 PHILIPS model        
 SP model(Surface-Potential-Based Compact MOSFET Model) 
 PSP model 
 EKV model (Enz, Krumenacher, Vittoz) 
 BSIM(1,2,3,4) models (Berkeley Short-channel IGFET Model)  
4.4.1 Spice models 
 These models are not used nowadays, since they are inaccurate  for submicron technologies 
and present discontinuities in current derivatives 
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4.4.2 PHILIPS model 
 The more recent MOS model 11 is a compact surface potential-based model dedicated to 
design of digital, analog and RF circuits  
 Main drawback is that it is a surface potential based model, so model  equation becomes 
complex. 
4.4.3 SP model 
 SP is surface-potential-based which includes all major short-channel effects.  
 Gm/Id ratio is modeled correctly. 
 SP  has 113 model parameters. 
4.4.4 PSP model 
 The model structures of SP and MM11 turned out to be compatible, enabling the merger 
of both models into a single new model called PSP, that combines the best features of SP 
and MM11.  
4.4.5 EKV model  
 The EKV model has been developed as a charge-based physical model. 
 Its version 2.6 (level 5) is dedicated to the design of low voltage and low power analog 
circuits using submicron CMOS technologies. 
 The most recent version 3.0 also includes modeling of all relevant effects for RF circuit 
design. This continuous and compact model shows good accuracy, even though it has a 
small number of parameters 
 It respects the intrinsic source/drain symmetry, introduces the inversion factor as a 
transistor parameter, and shows the correct behavior in all inversion regions 
 Version 3.0 is validated for nanometer technologies down to 65 nm 
4.4.6 BSIM (1,2,3,4) models 
4.4.6.1 BSIM. V(1,2) 
 The BSIM1 and its improved version BSIM2 are threshold voltage-based empirical 
models, having good accuracy and continuous derivatives. 
 The BSIM1 model requires about 60 DC parameters, whereas BSIM2 requires about 90 
DC parameters. 
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4.4.6.2  BSIM.V3     
 The next version, referred to as BSIM3,which needed 40 parameters for DC analysis. The 
derivatives are continuous and the important improvement is that there is one single 
expression for the drain current.  
 Concerning the design of analog circuits, two main problems are reported: less accurate 
modeling of weak/moderate inversion behavior and incorrect intrinsic capacitances in 
some regions.  
4.4.6.3 BSIM.V4 
 BSIM4 was developed as an extension of BSIM3 and it models more physical effects 
characterizing the sub-100 nm devices. Numerous high frequency and parasitic effects are 
also added, making it possible to use this model for the design of RF circuits  
 
 
 
 
 
 
 
 
 
 
 
57 
 
Chapter 5 
 
OTA Design and Analysis  
5.1 The conventional folded cascode Amplifier 
Recently, one of the most commonly used architectures, whether as a single-stage or first 
stage in multi-stage amplifiers, had been the folded cascode (FC) amplifier for its high gain 
and reasonably large signal swing in the present and future low voltage CMOS processes. 
Moreover, the PMOS input FC has become the prime choice over its NMOS counterpart 
for its higher non-dominant poles, lower flicker noise, and input common mode level. The 
latter allows input switching using a single NMOS transistor in switched-capacitor (SC) 
applications. 
 
 
Fig: 5.1 Folded Cascode Amplifier 
 
 
 Trans-Conductance (Gm) 
𝐺𝑚 = 𝑔𝑚1 
 Output Impedance 
𝑅𝑜𝑢𝑡 = (𝑔𝑚8𝑟08𝑟010)||(𝑔𝑚6𝑟06𝑟04) 
 First Pole  
𝜔𝑑𝑜𝑚𝑖𝑛𝑎𝑛𝑡 =
−1
(𝑅𝑜𝑢𝑡𝐶𝐿)
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 2nd Pole 
𝜔𝑛𝑜𝑛−𝑑𝑜𝑚𝑖𝑛𝑎𝑛𝑡 =
− 𝑔𝑚6
𝐶𝑔𝑠6 + 𝐶𝑔𝑑4
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Fig: 5.2  Pole-Zero Location of Folded Cascode Amplifier 
 
 
 5.2 The Recycling Folded Cascode Amplifier 
  
 Fig:  5.3 Recycling Folded Cascode Amplifier 
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To address this inefficiency, a modified FC is presented in Fig.The proposed modifications are 
intended to use M3 and M4 as driving transistors. First, the input drivers, M1 and M2, are split in 
half to produce transistors M1a, M1b,M2a and M2b, which now conduct fixed and equal currents 
of Ib/2 (Fig. ). Next, M3 and M4 are split to form the current mirrors, M3a:M3b and M4a:M4b 
with a ratio of K:1. The cross-over connections of these current mirrors ensure the small signal 
currents added at the sources of M5 and M6 are in phase. Finally, M11 and M12 are sized similar 
to M5 and M6, and their addition helps maintain the drain potentials of M3a:M3b and M4a:M4b 
equal for improved matching. 
 
 
 Trans-Conductance (Gm) 
𝐺𝑚 = 𝑔𝑚1𝑎(1 + 𝐾) 
 Output Impedance 
𝑅𝑜𝑢𝑡 =
1
𝑔𝑚11
 
 First Pole  
𝜔𝑑𝑜𝑚𝑖𝑛𝑎𝑛𝑡 =
−1
((𝑔𝑚8𝑟08𝑟010)||(𝑔𝑚6𝑟06𝑟04𝑎) ∗ 2𝐶)
 
 2
nd
 Pole 
𝜔1−𝑛𝑜𝑛−𝑑𝑜𝑚𝑖𝑛𝑎𝑛𝑡 =
− 𝑔𝑚12
𝐶𝐿
 
 3
rd
 Pole 
𝜔2−𝑛𝑜𝑛−𝑑𝑜𝑚𝑖𝑛𝑎𝑛𝑡 =
− 𝑔𝑚3𝑏
𝐶𝑔𝑠3𝑎 + 𝐶𝑔𝑠3𝑏
 
 1 Zero 
𝜔1−𝑛𝑜𝑛−𝑑𝑜𝑚𝑖𝑛𝑎𝑛𝑡 𝑍𝑒𝑟𝑜 =
− 𝑔𝑚3𝑎
𝐶𝑔𝑠3𝑎 + 𝐶𝑔𝑠3𝑏
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Fig: 5.4  Pole-Zero Location of Folded Cascode Amplifier 
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 5.3 Two Stage Recycling Folded Cascode Amplifier 
  
 Fig:  5.5 Two Stage Recycling Folded Cascode Amplifier 
 
 Trans-Conductance (Gm) 
𝐺𝑚 = 𝑔𝑚1𝑎(1 + 𝐾) 
 Output Impedance 
𝑅𝑜𝑢𝑡 =
1
𝑔𝑚11
 
 First Pole  
𝜔𝑑𝑜𝑚𝑖𝑛𝑎𝑛𝑡 =
−1
((𝑔𝑚8𝑟08𝑟010)||(𝑔𝑚6𝑟06𝑟04𝑎) ∗ 2𝐶)
 
 2
nd
 Pole 
𝜔1−𝑛𝑜𝑛−𝑑𝑜𝑚𝑖𝑛𝑎𝑛𝑡 =
− 𝑔𝑚12
𝐶𝐿
 
 3
rd
 Pole 
𝜔2−𝑛𝑜𝑛−𝑑𝑜𝑚𝑖𝑛𝑎𝑛𝑡 =
− 𝑔𝑚3𝑏
𝐶𝑔𝑠3𝑎 + 𝐶𝑔𝑠3𝑏
 
 1 Zero 
 𝜔1−𝑛𝑜𝑛−𝑑𝑜𝑚𝑖𝑛𝑎𝑛𝑡 𝑍𝑒𝑟𝑜 =
− 𝑔𝑚3𝑎
𝐶𝑔𝑠3𝑎+𝐶𝑔𝑠3𝑏
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Fig: 5.6  Pole-Zero Location of Two Stage Recycling Folded Cascode Amplifier 
 
 
5.4 OTA Design Requirements 
 The Low-pass Filter OTA is driving a low resistance i.e. 175K.  
 For this we need to design a two stage amplifier as in low power it will load the first stage amplifier 
and operating points will be disturbed. 
 Specs of the OTA derived from Notch characteristics. 
 
5.4.1.   OTA Design Parameter : 
UGB, Maximum Load Cap, Gain and Phase Gain 
                                         Table 2.1 OTA Parameter 
 OTA Parameters  Value 
 UGB  500Hz 
 Maximum Load Cap  10pF 
 Gain  >80dB 
 Phase Margin  >60 
 
 
5.4.2 Power Consumption of First Stage OTA 
 The power consumption for an amplifier can be reduced by operating the input transistors with high 
trans-conductance efficiency. Trans-conductance efficiency is chosen to be around 26. Then current 
requirement is around 8nA. 
62 
 
      5.4.3     2nd Stage OTA 
 The trans-conductance of the 2nd stage should be 10 times higher compared to the first stage trans-
conductance to have compensation without resistance. Hence 𝐺𝑚2 = 700𝑛𝑆. The power required 
to get the amount of trans-conductance is 80nA. 
 
 
5.5 Design Procedure of RFC 
 
 
5.5.1 Design Of RFC 
 
Fig. 5.7 Design of RFC in strong inversion region 
 
 
For design of RFC using gm/ID methodology specifications are 
 Unity gain bandwidth = 120MHz 
 Load capacitance = 5.6pF 
 Parameter    K =3 
 Supply voltage  =1.2v 
The UGB is taken as 120MHz. The relation between transconductance of the OTA and the UGB 
is given by 
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𝐺𝑚𝑅𝐹𝐶 =  𝜔𝑡𝐶𝐿 (5.1) 
The transconductance of the input transistor is given as 
𝐺𝑚𝑅𝐹𝐶 = 𝑔𝑚1𝑎(1 + 𝑘) (5.2) 
The 𝑔𝑚1𝑎 gives the transconductance of the input PMOS transistor named as M1a. The 
value of K is assumed to be 3. The input transconductance required for the UGB is found by 
substituting (5.2) in (5.1). 
𝑔𝑚1𝑎(1 + 𝑘) =  𝜔𝑡𝐶𝐿 (5.3) 
𝑔𝑚1𝑎 =  
𝜔𝑡𝐶𝐿
(1 + 𝑘)
 
(5.4) 
By putting all the values in the above equation the transconductance of the input transistor 
required is 1.05mS. The DC current required for getting the transconductance is given by 
𝐼𝐷1𝑎 =  
𝑔𝑚1𝑎
𝑔𝑚 𝐼𝐷⁄
 
(5.5) 
The power consumption depends on the 𝑔𝑚 𝐼𝐷⁄ . As we are operating in weak inversion the 
gm/ID is choosen to be very high so the power consumption is very low and the parasistic 
capacitance is very high. We assumed a gm/ID of 26. So the input DC current is found to be 8nA. 
The transcondcutance of M1a and M2a are assumed to be equal so the power consumed by them 
are also same. M1a and M2a comprises the half circuit so the power consumption by M1a, M2a, 
M3a and M4a is 4ID. So the current flowing throgh M0 is 32nA. As we have assumed K as 3 so 
the transconductance of M3a is 3 times that of the M3b. The transconductance of M3a is 240nS. 
By choosing same 𝑔𝑚 𝐼𝐷⁄  for M1a and M3a the DC power is required is three times of  input so 
the DC current is 24nA. By applying KCL at the cascode node the current flowing in M1a is 8nA 
and current flowing in M3a is 24nA so the current flowing through M5 and M7 is 16nA. As the 
path M2b, M11 and M3b acts as a unity gain amplifier so the transconductance of M3b should be 
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same as M2b which is same as that of M1a. By choosing the same region of operation the DC 
current through M3b is same as that of the M1a and is 8nA. As the current flowing through M5, 
M7 and M9 are same so the current consumed by them is also same 16nA. So the total current 
consumption of the OTA is  
𝐼𝑅𝐹𝐶 = 8 ∗ 𝐼𝑏𝑖𝑎𝑠 = 64𝑛𝐴 (5.6) 
The design is carried out in TSMC180nm technology. The power supply voltage used is 1volts. 
So the power consumption is found to be 
𝑃𝑜𝑤𝑒𝑟𝑅𝐹𝐶 = 1 ∗ 𝐼𝑅𝐹𝐶 = 64𝑛𝑊 (5.7) 
All the transistors in the RFC OTA are operated in weak inversion region of operation. The 
gain of the OTA decreases with the increase of channel inversion as the channel inversion increases 
the gate to source voltage increases which leads to increase in drain to source potential and the 
resistance becomes dependent on the drain to source potential which leads to decrease in the gain 
of the OTA. For reducing the effects of drain and source voltages on channel length, using 
minimum technology channel lengths are avoided. 
 
 
 
 
 
 
 
  
65 
 
Chapter 6 
 
Simulation Results 
6.1 Notch Filter Result 
 
 From this plot, we can easily observe Notch lies @ 57.5 Hz.  
 It attenuates Line frequency i.e. 50-60 Hz by 25dB.  
 It can also be observed that the Lower passband and Upper passband till the bandwidth 
requirement has a Gain of Zero dB. 
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6.2 Notch Filter with Low Pass loop gain and High Pass  
 
 It can be seen that at the cross over point of low pass Loop Gain and High Pass transfer 
function we are getting the notch. 
 The attenuation in the notch is the addition of individual attenuations. 
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6.3 Loop Gain of Low pass and Forward path of High pass 
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6.4 Relation between the Lower 3-dB point and forward path Loop Gain 
 
 Lower Cutoff frequency is equal to the UGB of the Low Pass Filter Global Loop Gain. 
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6.5 Relation between Closed loop Gain of the forward path and Notch depth with 
different q values 
 
 The Closed loop gain increases with increasing feedback resistance. 
 It exactly touches the notch depth at the cross over frequency. 
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6.6 Relation between Closed loop Gain of the forward path and Notch depth with different 
q values 
 
 q is increased by increasing the feedback resistance of the high pass filter. 
 As q increases the notch depth increases but at the same time the lower bandwidth 
decreases. 
 One more thing can be verified is that the -3dB of upper notch frequency is exactly at -
1/(2*pi*qR3C) 
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6.7 Relation between loop gain UGB of the forward path and falling out of band for multiple 
q values 
 
 The Notch gain decreases as the loop gain of the high pass path reaches unity. 
 It exactly follows the behavior of forward path or high pass path. 
 
6.8 Change in the lower cutoff frequency with change in the Low pass input Resistance 
 
 
72 
 
6.9 Gain, Phase Margin and UGB variation across 5 corners with replica bias generation 
with replica bias generation without replica bias generation 
 
 
6.10 Gain and UGB Variation across 5 Corners 
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6.11 Phase Margin Variation with replica bias generation across 5 Corners 
 
 Phase Margin is (180-angle value) shown in the figure. 
 The values shown are the phase values at different frequencies. 
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6.12 DC Gain variation of OTA without Replica Bias Generation 
 
6.13 DC Gain variation with Replica Bias 
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6.14 Phase Margin Variation Without Replica Bias 
 
6.15 Phase Margin Variation with Replica Bias 
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6.16 UGB Variation with Replica Bias 
 
6.17 UGB Variation Without Replica Bias 
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6.18 Gain Plot across 45 Corners with Replica Bias 
 
6.19 Gain Plot across 45 Corners without Replica Bias 
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6.20 Phase Plot across 45 Corners with Replica Bias 
 
6.21 Phase Plot across 45 Corners without Replica Bias 
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6.22 Notch Filter Gain Response in 1000 Mismatch runs  
 
 
6.23 Notch Filter Gain Response across 5 corners with bias Generation 
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6.24 Notch Filter Gain Response across 5 corners without bias generation 
 
6.25 Notch Filter Gain Response across 45 corners with bias generation 
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